Semi Doped's banner
Semi Doped's profile picture

Semi Doped

@semidoped • 9,766 subscribers

The industry powering AI, explained daily. Pod and takes by @vikramskr and @austinsemis. Sign up at https://t.co/wSYNiNJYqL

Videos

semidoped's profile picture

🎙️ NEW EPISODE: MicroVCSELs vs MicroLEDs, a MicroExplainer Austin and Vik host an explainer on the two competing microemitter technologies for AI interconnects, microLEDs and microVCSELs. They break down Credo's surprising pivot at OCP from its microLED acquisition to a microVCSEL product, and the physics that give microVCSELs better speed and reach. - The new battleground is the 5-50 meter "reach gap," too long for copper limited to ~7 meters and too short for expensive, supply-constrained InP optics - MicroLEDs are limited to ~3-5 Gbps over 5 meters because their broad light spectrum causes chromatic dispersion that smears the signal - Hitting 1 Tbps with microLEDs takes ~300 slow lanes, and coupling hundreds of fibers adds a lot of manufacturing complexity - MicroVCSELs can hit 50 Gbps+ over 50 meters. Stimulated emission gives a narrow beam with less dispersion, for 10x the speed and reach - MicroVCSELs use a mature Gallium Arsenide (GaAs) process on 8-inch wafers, shared with cell phones, for a cost and scale advantage over InP - MicroLEDs' niche is heat. Gallium Nitride (GaN) is highly temperature-insensitive, a candidate for short-reach optics inside a hot server tray This episode is presented by Crusoe. Crusoe's Serverless Fine-Tuning trains an open model like Llama, DeepSeek, or GLM on your own data, and you pay per million tokens, not per GPU hour. About $2 buys roughly 5M training tokens on smaller models. Get $5 in credit to start: Chapters: 0:00 The Credo Pivot 3:49 The Talk of OCP 8:13 The 5-50 Meter Reach Gap 12:52 How MicroLEDs Work 21:10 MicroLEDs' Parallelism Problem 22:55 How MicroVCSELs Work 26:57 MicroVCSEL Performance Specs 31:51 The Physics of VCSELs 33:35 The Market Chooses MicroVCSELs 35:45 MicroLEDs' Niche: Heat 38:16 Teasing Future Interviews Mentioned in this episode: - PicoJool’s Al Yuen: The Case for GaAs VCSELs in Scale-Up Interconnects (Semi Doped episode): - A MicroLED Field Trip to Avicena (Vik's Newsletter, paid): - MicroLEDs vs. Lasers: The Linewidth Tradeoff (Vik's Newsletter, free): - Understanding Energy Bands in Semiconductors (Vik's Newsletter, free): Get more of Austin and Vik daily, free! Sign up: Connect with Vik and Austin: Vik's Paid Substack: Austin's Paid Substack: Austin Lyons Vikram Sekar

Semi Doped

18,249 просмотров • 12 дней назад

semidoped's profile picture

🎙️ NEW EPISODE: GlobalFoundries Thomas Barber: CPO, Silicon Photonics, 300mm, SiGe, OCI, NRZ "The enemy to me right now is copper," says Tom Barber. Austin sits down with Tom to unpack why GF thinks it can lead the shift to optical interconnects twice over: once with its long-running silicon photonics platform, and again with the specialty Silicon Germanium process the industry needs to drive it. Key Takeaways - CPO's real win isn't speed, it's power: saving 20-25 pJ/bit frees part of a data center's fixed 50-100 MW budget to go toward compute instead of moving bits. - GlobalFoundries leads photonics revenue for an unglamorous reason: it moved to 300mm wafers early, which yields 2.25x more die per wafer than the 200mm lines rivals still run. - CPO can end up more reliable than the pluggables it's replacing, not less, because it deletes the physical plug connector, and dust at that connector is the leading cause of field failures. - The OCI MSA picks NRZ over faster PAM4, deliberately going wide and slow, because NRZ's native bit error rate is a million times lower, which simplifies the receiver and cuts power. - GlobalFoundries stacks two specialty processes into one edge: micro-mirror couplers on the photonic side, and Silicon Germanium transistors hitting 350-400 GHz on the electrical side driving them. - The real competitor for silicon photonics isn't another foundry, it's copper itself — and that market is big enough that GlobalFoundries and TSMC can both win without taking share from each other. Chapters: 0:00 GlobalFoundries in Photonics 1:21 GF's Photonics Strategy 3:02 GF's Market Leadership 5:06 300mm Wafer Advantage 6:55 Copper's Range Limits 9:18 Pluggable to CPO 13:48 CPO Reliability 19:22 OCI MSA Explained 26:20 GF's Scale Platform 29:04 Micro Mirror Technology 31:32 Photonics vs. Copper 38:25 Silicon Germanium Advantage Get more of Austin and Vik daily, free! Sign up: Connect with Vik and Austin: Vik's Paid Substack: Austin's Paid Substack: Austin Lyons Vikram Sekar

Semi Doped

28,309 просмотров • 2 месяцев назад

semidoped's profile picture

New interview: Reiner Pope, co-founder/CEO of MatX A counterintuitive throughput insight: “Low latency means small batch sizes. That is just Little’s law. Memory occupancy in HBM is proportional to batch size. So you can actually fit longer contexts than you could if the latency were larger. Low latency is not just a usability win, it improves throughput.” We get into: • The hybrid SRAM + HBM bet, and why pipeline parallelism finally works • Why sparse MoE drives MatX to “the most interconnect of any announced product” • Why frontier labs are willing to bet on an AI ASIC startup • Memory-bandwidth-efficient attention, numerics, and what MatX publishes (and what it does not) • Why 95% of model-side news is noise for chip design • The biggest challenges ahead 00:00 “We left Google one week before ChatGPT” 00:24 Intro: who is MatX 01:17 Origin story: leaving Google for LLM chips 02:21 GPT-3 and the “too expensive” problem 04:25 Why buy hardware that is not a GPU 05:52 Overcoming the CUDA moat 08:46 Early investors 09:35 The name MatX 09:59 The chip: matrix multiply + hybrid SRAM/HBM 12:11 Why pipeline parallelism finally works 14:22 Reading papers and Google going dark 15:20 Research agenda: attention and numerics 17:06 Five specs and meeting customers where they are 19:24 Why frontier labs are the natural first customer 20:32 Workloads: training, prefill, decode 22:18 Little’s law and the throughput case for low latency 24:29 Interconnect and MoE topology 26:35 Inside the team: 100 people, full stack 28:32 Agentic AI: 95% noise for hardware 30:35 KV cache sizing in an agentic world 32:11 How MatX uses AI for chip design (Verilog + BlueSpec) 34:23 Go to market: proving credibility under NDA 35:12 Porting effort for frontier labs 36:34 Biggest skepticism: manufacturing at gigawatt scale 37:32 Hiring plug Vikram Sekar

Semi Doped

19,842 просмотров • 6 месяцев назад

Больше нет контента для загрузки