Loading video...

Video Failed to Load

Go Home

Forget GPUs. Map the RISC-V register file to HDMI, use it as a framebuffer, and blast RISC-V across the screen on a kianV bare-metal beast. Dave W Plummer

splinedrive's profile picture

logic destroyer

20,848 subscribers

57,837 views • 10 months ago •via X (Twitter)

Science & TechnologyEducation
LIVE

Anya Rossi• Live Now

Private livecam show

0 Comments

No comments available

Comments from the original post will appear here

Related Videos

Strap on our Troy Lee Designs enduro gloves and shred that donut with the gyro pure C on the KianV RISC-V HDMI SoC.
0:45

Strap on our Troy Lee Designs enduro gloves and shred that donut with the gyro pure C on the KianV RISC-V HDMI SoC.

logic destroyer

14,218 views • 10 months ago

Celebrating KianV RISC-V Chip Design
2:11

Celebrating KianV RISC-V Chip Design

logic destroyer

74,091 views • 7 months ago

May 2022: Kianv RISC-V Baremetal Achievement
0:37

May 2022: Kianv RISC-V Baremetal Achievement

logic destroyer

50,767 views • 1 year ago

Hello from the KianV RISC-V Linux SoC. This machine is paying tribute to Ken Thompson and Dennis Ritchie, the founders and creators of UNIX and C. Enjoy.
3:54

Hello from the KianV RISC-V Linux SoC. This machine is paying tribute to Ken Thompson and Dennis Ritchie, the founders and creators of UNIX and C. Enjoy.

logic destroyer

15,042 views • 1 year ago

HDMI donut by Logic Destroyer and his KianV bare-metal SoC.
0:22

HDMI donut by Logic Destroyer and his KianV bare-metal SoC.

logic destroyer

15,422 views • 10 months ago

I can't believe I dared to do it: an iCE40HX8K FPGA that boots a mainline 6.13.0-rc1 #Linux kernel via OpenSBI, running 100% KianV SV32 (MMU) RV32IMA Zicntr Zicsr Zifencei SSTC RISC-V. Incredible... amazing board, thanks to Machdyne UG's Kuchen iCE40HX8K FPGA board. #ice40 RISC-V International YosysHQ
12:00

I can't believe I dared to do it: an iCE40HX8K FPGA that boots a mainline 6.13.0-rc1 #Linux kernel via OpenSBI, running 100% KianV SV32 (MMU) RV32IMA Zicntr Zicsr Zifencei SSTC RISC-V. Incredible... amazing board, thanks to Machdyne UG's Kuchen iCE40HX8K FPGA board. #ice40 RISC-V International YosysHQ

asic destroyer

12,468 views • 1 year ago

It’s still crazy that an iCE40HX8K FPGA runs the Linux 6.15-rc1 mainline kernel with networking. It’s crazy. KianV RISC-V has lost its innocence.
2:11

It’s still crazy that an iCE40HX8K FPGA runs the Linux 6.15-rc1 mainline kernel with networking. It’s crazy. KianV RISC-V has lost its innocence.

logic destroyer

17,416 views • 1 year ago

Logic Destroyer. ULX3S in hand. Oakleys on. Texture Gouraud Shading running on his own KianV RISC V SoC. Witness this is what Logic Destroyer looks like.
1:15

Logic Destroyer. ULX3S in hand. Oakleys on. Texture Gouraud Shading running on his own KianV RISC V SoC. Witness this is what Logic Destroyer looks like.

asic destroyer

15,351 views • 10 months ago

It is a significant milestone that today we are able to demonstrate our capabilities in terms of high-performance chip design in the RISC-V domain. Addressed the national roadshow on Digital India RISC-V Vega Processors and shared that PM Narendra Modi ji’s govt is all in and completely backs the RISC-V architecture in terms of developing chips, devices, etc for the Indian ecosystem and for the world. This roadshow showcases our ambitions to become one of the world’s leading nations in creating innovation around the RISC-V ISA and the DIR-V family of chips and systems. The program will be fueled by the creativity and innovation of our engineers and startups. #RISV #DiRV #NewIndia #IndiaTechade
11:33

It is a significant milestone that today we are able to demonstrate our capabilities in terms of high-performance chip design in the RISC-V domain. Addressed the national roadshow on Digital India RISC-V Vega Processors and shared that PM Narendra Modi ji’s govt is all in and completely backs the RISC-V architecture in terms of developing chips, devices, etc for the Indian ecosystem and for the world. This roadshow showcases our ambitions to become one of the world’s leading nations in creating innovation around the RISC-V ISA and the DIR-V family of chips and systems. The program will be fueled by the creativity and innovation of our engineers and startups. #RISV #DiRV #NewIndia #IndiaTechade

Rajeev Chandrasekhar 🇮🇳

34,581 views • 2 years ago

Back in May 2022, when I got my first program running on a bare-metal RISC-V SoC that fits into an iCE40HX1K FPGA with only 1280 LUTs... that was some crazy shit!
0:25

Back in May 2022, when I got my first program running on a bare-metal RISC-V SoC that fits into an iCE40HX1K FPGA with only 1280 LUTs... that was some crazy shit!

logic destroyer

20,086 views • 1 year ago

Wrote a brutal C++23 CPU monitor for my KianV RISC-V Linux SoC on FPGA. It uses 8 GPIO LEDs to show live CPU load. Clean modern C++, signal-safe shutdown, no mercy , just pure hardware feedback.
2:33

Wrote a brutal C++23 CPU monitor for my KianV RISC-V Linux SoC on FPGA. It uses 8 GPIO LEDs to show live CPU load. Clean modern C++, signal-safe shutdown, no mercy , just pure hardware feedback.

logic destroyer

17,832 views • 1 year ago

Let's write C++23 code in an academic style. I aim to implement a modern C++ threading example using 100 threads—both with and without mutex protection—on my self-designed, from-scratch RISC-V Linux SoC, KianV
2:17

Let's write C++23 code in an academic style. I aim to implement a modern C++ threading example using 100 threads—both with and without mutex protection—on my self-designed, from-scratch RISC-V Linux SoC, KianV

logic destroyer

42,694 views • 1 year ago

At #UbuntuSummit 2024, Nirav Patel, CEO of Framework, wowed the audience by swapping the Mainboard on a Framework Laptop to convert it from an x86 processor to a RISC-V processor, both of which support Ubuntu.
4:46

At #UbuntuSummit 2024, Nirav Patel, CEO of Framework, wowed the audience by swapping the Mainboard on a Framework Laptop to convert it from an x86 processor to a RISC-V processor, both of which support Ubuntu.

Ubuntu

24,912 views • 1 year ago

Linea Insights 📺 Season 1, Episode 11. "What is the timeline for Linea’s RISC-V transition?"
0:46

Linea Insights 📺 Season 1, Episode 11. "What is the timeline for Linea’s RISC-V transition?"

Linea.eth

15,067 views • 7 days ago

Linea Insights 📺 Season 1, Episode 6. "How does the switch to RISC-V impact our Ethereum compatibility and our alignment with the EF roadmap?"
2:14

Linea Insights 📺 Season 1, Episode 6. "How does the switch to RISC-V impact our Ethereum compatibility and our alignment with the EF roadmap?"

Linea.eth

17,718 views • 1 month ago

🤓🤖🚀 Robojam: To Celebrate Robonomics Launch on Polkadot! Instead of the traditional red ribbon, we decided to showcase the longest open-source chain of 2024, built on a RISC-V architecture. Watch the video and learn more:
2:10

🤓🤖🚀 Robojam: To Celebrate Robonomics Launch on Polkadot! Instead of the traditional red ribbon, we decided to showcase the longest open-source chain of 2024, built on a RISC-V architecture. Watch the video and learn more:

Airalab 🛠 Robonomics

3,131,181 views • 1 year ago

Linea Insights📺 Season 1, Episode 2. "From direct EVM arithmetization to a RISC-V based zkVM. What does this mean and why has the team made this decision?"
1:40

Linea Insights📺 Season 1, Episode 2. "From direct EVM arithmetization to a RISC-V based zkVM. What does this mean and why has the team made this decision?"

Linea.eth

22,667 views • 2 months ago

Linea Insights📺 Season 1, Episode 5. "How does moving to RISC-V simplify the team’s work compared to direct EVM arithmetization?"
2:41

Linea Insights📺 Season 1, Episode 5. "How does moving to RISC-V simplify the team’s work compared to direct EVM arithmetization?"

Linea.eth

12,305 views • 1 month ago

December 2022—the moment of joy when I, an idiot, wrote an SDRAM controller, and my custom RISC-V CPU was about to run the memory test...
1:00

December 2022—the moment of joy when I, an idiot, wrote an SDRAM controller, and my custom RISC-V CPU was about to run the memory test...

logic destroyer

29,481 views • 1 year ago

Introducing "Linea Insights" 📺 A series where Linea's cryptography team shares what we are building and the thinking behind it. Following our announcement at Ethproofs, Olivier Bégassat walks us through the shift from direct EVM arithmetization to RISC-V.
1:05

Introducing "Linea Insights" 📺 A series where Linea's cryptography team shares what we are building and the thinking behind it. Following our announcement at Ethproofs, Olivier Bégassat walks us through the shift from direct EVM arithmetization to RISC-V.

Linea.eth

83,656 views • 2 months ago