正在加载视频...

视频加载失败

加载此视频时出现问题。这可能是由于临时网络问题，或视频可能不可用。

Celebrating KianV RISC-V Chip Design

logic destroyer

21,034 subscribers

74,091 次观看 • 7 个月前 •via X (Twitter)

Anya Rossi• Live Now

Private livecam show

0 条评论

暂无评论

原始帖子的评论将显示在这里

相关视频

May 2022: Kianv RISC-V Baremetal Achievement

May 2022: Kianv RISC-V Baremetal Achievement

logic destroyer

50,767 次观看 • 1 年前

Forget GPUs. Map the RISC-V register file to HDMI, use it as a framebuffer, and blast RISC-V across the screen on a kianV bare-metal beast. Dave W Plummer

Forget GPUs. Map the RISC-V register file to HDMI, use it as a framebuffer, and blast RISC-V across the screen on a kianV bare-metal beast. Dave W Plummer

logic destroyer

57,837 次观看 • 10 个月前

Strap on our Troy Lee Designs enduro gloves and shred that donut with the gyro pure C on the KianV RISC-V HDMI SoC.

Strap on our Troy Lee Designs enduro gloves and shred that donut with the gyro pure C on the KianV RISC-V HDMI SoC.

logic destroyer

14,218 次观看 • 10 个月前

Logic Destroyer. ULX3S in hand. Oakleys on. Texture Gouraud Shading running on his own KianV RISC V SoC. Witness this is what Logic Destroyer looks like.

Logic Destroyer. ULX3S in hand. Oakleys on. Texture Gouraud Shading running on his own KianV RISC V SoC. Witness this is what Logic Destroyer looks like.

asic destroyer

15,351 次观看 • 10 个月前

Hello from the KianV RISC-V Linux SoC. This machine is paying tribute to Ken Thompson and Dennis Ritchie, the founders and creators of UNIX and C. Enjoy.

Hello from the KianV RISC-V Linux SoC. This machine is paying tribute to Ken Thompson and Dennis Ritchie, the founders and creators of UNIX and C. Enjoy.

logic destroyer

15,042 次观看 • 1 年前

I can't believe I dared to do it: an iCE40HX8K FPGA that boots a mainline 6.13.0-rc1 #Linux kernel via OpenSBI, running 100% KianV SV32 (MMU) RV32IMA Zicntr Zicsr Zifencei SSTC RISC-V. Incredible... amazing board, thanks to Machdyne UG's Kuchen iCE40HX8K FPGA board. #ice40 RISC-V International YosysHQ

I can't believe I dared to do it: an iCE40HX8K FPGA that boots a mainline 6.13.0-rc1 #Linux kernel via OpenSBI, running 100% KianV SV32 (MMU) RV32IMA Zicntr Zicsr Zifencei SSTC RISC-V. Incredible... amazing board, thanks to Machdyne UG's Kuchen iCE40HX8K FPGA board. #ice40 RISC-V International YosysHQ

asic destroyer

12,468 次观看 • 1 年前

Wrote a brutal C++23 CPU monitor for my KianV RISC-V Linux SoC on FPGA. It uses 8 GPIO LEDs to show live CPU load. Clean modern C++, signal-safe shutdown, no mercy , just pure hardware feedback.

Wrote a brutal C++23 CPU monitor for my KianV RISC-V Linux SoC on FPGA. It uses 8 GPIO LEDs to show live CPU load. Clean modern C++, signal-safe shutdown, no mercy , just pure hardware feedback.

logic destroyer

17,832 次观看 • 1 年前

Let's write C++23 code in an academic style. I aim to implement a modern C++ threading example using 100 threads—both with and without mutex protection—on my self-designed, from-scratch RISC-V Linux SoC, KianV

Let's write C++23 code in an academic style. I aim to implement a modern C++ threading example using 100 threads—both with and without mutex protection—on my self-designed, from-scratch RISC-V Linux SoC, KianV

logic destroyer

42,694 次观看 • 1 年前

It is a significant milestone that today we are able to demonstrate our capabilities in terms of high-performance chip design in the RISC-V domain. Addressed the national roadshow on Digital India RISC-V Vega Processors and shared that PM Narendra Modi ji’s govt is all in and completely backs the RISC-V architecture in terms of developing chips, devices, etc for the Indian ecosystem and for the world. This roadshow showcases our ambitions to become one of the world’s leading nations in creating innovation around the RISC-V ISA and the DIR-V family of chips and systems. The program will be fueled by the creativity and innovation of our engineers and startups. #RISV #DiRV #NewIndia #IndiaTechade

It is a significant milestone that today we are able to demonstrate our capabilities in terms of high-performance chip design in the RISC-V domain. Addressed the national roadshow on Digital India RISC-V Vega Processors and shared that PM Narendra Modi ji’s govt is all in and completely backs the RISC-V architecture in terms of developing chips, devices, etc for the Indian ecosystem and for the world. This roadshow showcases our ambitions to become one of the world’s leading nations in creating innovation around the RISC-V ISA and the DIR-V family of chips and systems. The program will be fueled by the creativity and innovation of our engineers and startups. #RISV #DiRV #NewIndia #IndiaTechade

Rajeev Chandrasekhar 🇮🇳

34,581 次观看 • 2 年前

👀 Sneak peek at Tab5: 5" Smart Terminal with ESP32-P4 Tab5 packs the new ESP32-P4 RISC-V chip into a sleek, modular touchscreen device. Build for power, design to integrate. 🔥 📌 Available starting May 9 — stay tuned! #M5Stack #Tab5 #ESP32P4 #IoT #SmartTerminal

👀 Sneak peek at Tab5: 5" Smart Terminal with ESP32-P4 Tab5 packs the new ESP32-P4 RISC-V chip into a sleek, modular touchscreen device. Build for power, design to integrate. 🔥 📌 Available starting May 9 — stay tuned! #M5Stack #Tab5 #ESP32P4 #IoT #SmartTerminal

M5Stack

13,138 次观看 • 1 年前

Urban Louis V Choco Chip… 🍪 - [ Defkon_3 ] ⚡️

Urban Louis V Choco Chip… 🍪 - [ Defkon_3 ] ⚡️

Black Wolf Tactical

20,551 次观看 • 4 个月前

LLMs for chip design Garry Tan

LLMs for chip design Garry Tan

Y Combinator

431,058 次观看 • 1 年前

India is ready. In this conversation with Vikram Chandra, I talk about how India is moving from chip manufacturing to chip design. With RISC-V cores developed by CDAC and IIT Madras, we can now own the IP and the future. See the full video here : [Dr Ajai Chowdhry, Just Aspire, product nation, digital India, semiconductors, Startups, Manufacturing] Ashwini Vaishnaw S Krishnan Vikram Chandra Hook India Semiconductor Mission Amitesh Sinha Ministry of Electronics & IT Ajay Sood NITI Aayog

India is ready. In this conversation with Vikram Chandra, I talk about how India is moving from chip manufacturing to chip design. With RISC-V cores developed by CDAC and IIT Madras, we can now own the IP and the future. See the full video here : [Dr Ajai Chowdhry, Just Aspire, product nation, digital India, semiconductors, Startups, Manufacturing] Ashwini Vaishnaw S Krishnan Vikram Chandra Hook India Semiconductor Mission Amitesh Sinha Ministry of Electronics & IT Ajay Sood NITI Aayog

Ajai Chowdhry

10,346 次观看 • 1 年前

“A cutting edge blueprint for the future of semiconductor chip design, called ‘RISC-V’… got it’s start right here on the campus of UC Berkeley. The same Berkeley professor who helped create the technology, is now partnering with Tsinghua University in China… The problem is that the TBSI partnership has a record of collaboration with Chinese military-linked universities. We must make sure that advanced technologies, such as RISC-V, developed through federal funding support are not being transferred to China by way of under-regulated collaborations between U.S. and Chinese universities at the cost of America’s national security.” - Chairman Mike Gallagher

“A cutting edge blueprint for the future of semiconductor chip design, called ‘RISC-V’… got it’s start right here on the campus of UC Berkeley. The same Berkeley professor who helped create the technology, is now partnering with Tsinghua University in China… The problem is that the TBSI partnership has a record of collaboration with Chinese military-linked universities. We must make sure that advanced technologies, such as RISC-V, developed through federal funding support are not being transferred to China by way of under-regulated collaborations between U.S. and Chinese universities at the cost of America’s national security.” - Chairman Mike Gallagher

Select Committee on China

40,135 次观看 • 2 年前

The National Institute of Design (NID) will expand its reach into high-tech design sectors, including semiconductor chip design.

The National Institute of Design (NID) will expand its reach into high-tech design sectors, including semiconductor chip design.

Amit Shah

476,925 次观看 • 1 个月前

Linea Insights 📺 Season 1, Episode 11. "What is the timeline for Linea’s RISC-V transition?"

Linea Insights 📺 Season 1, Episode 11. "What is the timeline for Linea’s RISC-V transition?"

Linea.eth

15,340 次观看 • 9 天前

भारत आज ‘Design in India’ और ‘Make in India’ के संकल्प के साथ 2 nm chip पर काम कर रहा है। 📍सानंद, गुजरात

भारत आज ‘Design in India’ और ‘Make in India’ के संकल्प के साथ 2 nm chip पर काम कर रहा है। 📍सानंद, गुजरात

Ashwini Vaishnaw

13,699 次观看 • 2 个月前

A small step for a hobby logic designer, but a giant leap for Tiny Tapeout. The first official RISC-V uLinux ASIC, yes, ASIC, you heard that right, is operational and functional. Just dabbling in chip design as a hobbyist. Haha, what an awesome achievement! Thanx to Matthew Venn Uri Shaked tnt's public account Rebellmike troyburn psychogenic #tinytapeout #chipdesign #verilog #130nm #Skywater #yosys #openlane Wokwi #logicDesign #logicDestroyer

A small step for a hobby logic designer, but a giant leap for Tiny Tapeout. The first official RISC-V uLinux ASIC, yes, ASIC, you heard that right, is operational and functional. Just dabbling in chip design as a hobbyist. Haha, what an awesome achievement! Thanx to Matthew Venn Uri Shaked tnt's public account Rebellmike troyburn psychogenic #tinytapeout #chipdesign #verilog #130nm #Skywater #yosys #openlane Wokwi #logicDesign #logicDestroyer

logic destroyer

147,395 次观看 • 1 年前

Linea Insights 📺 Season 1, Episode 7. "Several teams are building RISC-V zkVMs. What differentiates Linea’s approach?"

Linea Insights 📺 Season 1, Episode 7. "Several teams are building RISC-V zkVMs. What differentiates Linea’s approach?"

Linea.eth

18,648 次观看 • 1 个月前

Linea Insights📺 Season 1, Episode 3. "Why did Linea choose to transition from direct EVM arithmetization to RISC-V, now?"

Linea Insights📺 Season 1, Episode 3. "Why did Linea choose to transition from direct EVM arithmetization to RISC-V, now?"

Linea.eth

15,281 次观看 • 2 个月前