Loading video...

Video Failed to Load

There was a problem loading this video. This could be due to a temporary network issue or the video might be unavailable.

Celebrating KianV RISC-V Chip Design

Logic Destroyer — Proven in Silicon.

21,281 subscribers

74,167 views • 10 months ago •via X (Twitter)

Anya Rossi• Live Now

Private livecam show

0 Comments

No comments available

Comments from the original post will appear here

Related Videos

May 2022: Kianv RISC-V Baremetal Achievement

May 2022: Kianv RISC-V Baremetal Achievement

logic destroyer

50,767 views • 1 year ago

Icepi Zero ECP5 + KianV RISC V now boots Linux 6.17 rc4 Cyao

Icepi Zero ECP5 + KianV RISC V now boots Linux 6.17 rc4 Cyao

Logic Destroyer

28,188 views • 1 year ago

Allow me to introduce my RISC-V #KianV machine, which boots #Linux on the FPGA with SDRAM. It's a simple design, but powerful. Starting with my vacation. How awesome... Linux and RISC-V forever... #Verilog is my life. #riscv

Allow me to introduce my RISC-V #KianV machine, which boots #Linux on the FPGA with SDRAM. It's a simple design, but powerful. Starting with my vacation. How awesome... Linux and RISC-V forever... #Verilog is my life. #riscv

Logic Destroyer

101,791 views • 3 years ago

Forget GPUs. Map the RISC-V register file to HDMI, use it as a framebuffer, and blast RISC-V across the screen on a kianV bare-metal beast. Dave W Plummer

Forget GPUs. Map the RISC-V register file to HDMI, use it as a framebuffer, and blast RISC-V across the screen on a kianV bare-metal beast. Dave W Plummer

logic destroyer

57,837 views • 1 year ago

Strap on our Troy Lee Designs enduro gloves and shred that donut with the gyro pure C on the KianV RISC-V HDMI SoC.

Strap on our Troy Lee Designs enduro gloves and shred that donut with the gyro pure C on the KianV RISC-V HDMI SoC.

logic destroyer

14,218 views • 1 year ago

Logic Destroyer. ULX3S in hand. Oakleys on. Texture Gouraud Shading running on his own KianV RISC V SoC. Witness this is what Logic Destroyer looks like.

Logic Destroyer. ULX3S in hand. Oakleys on. Texture Gouraud Shading running on his own KianV RISC V SoC. Witness this is what Logic Destroyer looks like.

Logic Destroyer

15,976 views • 1 year ago

I can't believe I dared to do it: an iCE40HX8K FPGA that boots a mainline 6.13.0-rc1 #Linux kernel via OpenSBI, running 100% KianV SV32 (MMU) RV32IMA Zicntr Zicsr Zifencei SSTC RISC-V. Incredible... amazing board, thanks to Machdyne UG's Kuchen iCE40HX8K FPGA board. #ice40 RISC-V International YosysHQ

I can't believe I dared to do it: an iCE40HX8K FPGA that boots a mainline 6.13.0-rc1 #Linux kernel via OpenSBI, running 100% KianV SV32 (MMU) RV32IMA Zicntr Zicsr Zifencei SSTC RISC-V. Incredible... amazing board, thanks to Machdyne UG's Kuchen iCE40HX8K FPGA board. #ice40 RISC-V International YosysHQ

Logic Destroyer

12,555 views • 1 year ago

Let's write C++23 code in an academic style. I aim to implement a modern C++ threading example using 100 threads—both with and without mutex protection—on my self-designed, from-scratch RISC-V Linux SoC, KianV

Let's write C++23 code in an academic style. I aim to implement a modern C++ threading example using 100 threads—both with and without mutex protection—on my self-designed, from-scratch RISC-V Linux SoC, KianV

Logic Destroyer

42,740 views • 1 year ago

Wrote a brutal C++23 CPU monitor for my KianV RISC-V Linux SoC on FPGA. It uses 8 GPIO LEDs to show live CPU load. Clean modern C++, signal-safe shutdown, no mercy , just pure hardware feedback.

Wrote a brutal C++23 CPU monitor for my KianV RISC-V Linux SoC on FPGA. It uses 8 GPIO LEDs to show live CPU load. Clean modern C++, signal-safe shutdown, no mercy , just pure hardware feedback.

Logic Destroyer

17,862 views • 1 year ago

It is a significant milestone that today we are able to demonstrate our capabilities in terms of high-performance chip design in the RISC-V domain. Addressed the national roadshow on Digital India RISC-V Vega Processors and shared that PM Narendra Modi ji’s govt is all in and completely backs the RISC-V architecture in terms of developing chips, devices, etc for the Indian ecosystem and for the world. This roadshow showcases our ambitions to become one of the world’s leading nations in creating innovation around the RISC-V ISA and the DIR-V family of chips and systems. The program will be fueled by the creativity and innovation of our engineers and startups. #RISV #DiRV #NewIndia #IndiaTechade

It is a significant milestone that today we are able to demonstrate our capabilities in terms of high-performance chip design in the RISC-V domain. Addressed the national roadshow on Digital India RISC-V Vega Processors and shared that PM Narendra Modi ji’s govt is all in and completely backs the RISC-V architecture in terms of developing chips, devices, etc for the Indian ecosystem and for the world. This roadshow showcases our ambitions to become one of the world’s leading nations in creating innovation around the RISC-V ISA and the DIR-V family of chips and systems. The program will be fueled by the creativity and innovation of our engineers and startups. #RISV #DiRV #NewIndia #IndiaTechade

Rajeev Chandrasekhar 🇮🇳

34,583 views • 2 years ago

👀 Sneak peek at Tab5: 5" Smart Terminal with ESP32-P4 Tab5 packs the new ESP32-P4 RISC-V chip into a sleek, modular touchscreen device. Build for power, design to integrate. 🔥 📌 Available starting May 9 — stay tuned! #M5Stack #Tab5 #ESP32P4 #IoT #SmartTerminal

👀 Sneak peek at Tab5: 5" Smart Terminal with ESP32-P4 Tab5 packs the new ESP32-P4 RISC-V chip into a sleek, modular touchscreen device. Build for power, design to integrate. 🔥 📌 Available starting May 9 — stay tuned! #M5Stack #Tab5 #ESP32P4 #IoT #SmartTerminal

M5Stack

13,241 views • 1 year ago

Yo, testing KianV StealthV on the Genesis 2 now with 1 GB of RAM and 100 MHz. This feels fucking awesome. DDR RAM is pure porn. Custom RISC-V Linux running on my own five-stage pipeline CPU. What more could you want? Of course, a badass out-of-order core is coming later. It's still in the design phase, though.

Yo, testing KianV StealthV on the Genesis 2 now with 1 GB of RAM and 100 MHz. This feels fucking awesome. DDR RAM is pure porn. Custom RISC-V Linux running on my own five-stage pipeline CPU. What more could you want? Of course, a badass out-of-order core is coming later. It's still in the design phase, though.

Logic Destroyer

22,114 views • 3 months ago

Urban Louis V Choco Chip… 🍪 - [ Defkon_3 ] ⚡️

Urban Louis V Choco Chip… 🍪 - [ Defkon_3 ] ⚡️

Black Wolf Tactical

20,746 views • 7 months ago

LLMs for chip design Garry Tan

LLMs for chip design Garry Tan

Y Combinator

431,058 views • 1 year ago

“A cutting edge blueprint for the future of semiconductor chip design, called ‘RISC-V’… got it’s start right here on the campus of UC Berkeley. The same Berkeley professor who helped create the technology, is now partnering with Tsinghua University in China… The problem is that the TBSI partnership has a record of collaboration with Chinese military-linked universities. We must make sure that advanced technologies, such as RISC-V, developed through federal funding support are not being transferred to China by way of under-regulated collaborations between U.S. and Chinese universities at the cost of America’s national security.” - Chairman

“A cutting edge blueprint for the future of semiconductor chip design, called ‘RISC-V’… got it’s start right here on the campus of UC Berkeley. The same Berkeley professor who helped create the technology, is now partnering with Tsinghua University in China… The problem is that the TBSI partnership has a record of collaboration with Chinese military-linked universities. We must make sure that advanced technologies, such as RISC-V, developed through federal funding support are not being transferred to China by way of under-regulated collaborations between U.S. and Chinese universities at the cost of America’s national security.” - Chairman

Select Committee on China

40,201 views • 2 years ago

MP3 playback on a custom Linux RISC-V FPGA SoC. What more could you want?

MP3 playback on a custom Linux RISC-V FPGA SoC. What more could you want?

Logic Destroyer — Proven in Silicon.

22,279 views • 2 months ago

The National Institute of Design (NID) will expand its reach into high-tech design sectors, including semiconductor chip design.

The National Institute of Design (NID) will expand its reach into high-tech design sectors, including semiconductor chip design.

Amit Shah

476,925 views • 4 months ago

Linea Insights 📺 Season 1, Episode 11. "What is the timeline for Linea’s RISC-V transition?"

Linea Insights 📺 Season 1, Episode 11. "What is the timeline for Linea’s RISC-V transition?"

Linea.eth

17,452 views • 3 months ago